[‚dif·ə′ren·chəl kəm′par·əd·ər] (electronics) A comparator having at least two high-gain differential-amplifier stages, followed by level-shifting and buffering stages, as required for converting a differential input to single-ended output for digital logic applications.