deferred addressing

deferred addressing

[di′fərd ə′dres·iŋ] (computer science) A type of indirect addressing in which the address part of an instruction specifies a location containing an address, the latter in turn specifies another location containing an address, and so forth, the number of iterations being controlled by a preset counter.