[də′rekt ¦kəp·əld ¦ef¦ē¦tē ′läj·ik] (electronics) A logic gate configuration used with gallium arsenide field-effect transistors operating in the enhancement mode, whose low power consumption and circuit simplicity lead to high packing density and potential use in very large-scale integrated circuits. Abbreviated DCFL.